


# Microsystems Technology Office Brief to GAN Industry Day




**Mr. Zachary J. Lemnios, Director**  
**Dr. John C. Zolper, Deputy Director**


**2 August 2004**



# Moore's Law Scaling




From Peter Asbeck







# on the Technology Roadmap








# 3D Integrated Microsystem



What \$1000 Buys

after Kurzweil, 1999 & Moravec, 1998


# DoD's Need for Advanced Materials



## Critical Application

- IR detectors
- Thermophotovoltaic devices
- Solar blind UV detectors
- Lasers / LEDs
- Thermoelectric devices
- Optical waveguides and photonics
- THz Sources
- Microwave/mm-wave
- Power conversion








Largest Yieldable Circuit; Number of Transistors

Approved for Public Release, Unlimited Distribution

# with Wide Bandgap Materials

## Materials Development




high energy


Wavelength (nm)

low energy


Approved for Public Release, Unlimited Distribution




**Bio-Threat Alarm**



**CVN-21**



# insulating SiC substrate size and quality




First demonstration of 100 mm diameter semi-insulating SiC wafers

**Future focus: demonstrate WBG components with record power, efficiency, and linearity for DoD systems**




# Progression in GaN HEMT Power Density



## 10 W X-band **GaAs** PHEMT amp

5.7mm x  
3.3 mm




7V @ 75 mA/mm  
PAE = 40%

~ 20mm total output gate periphery  
 $R_{out} \sim 4.6\Omega$

Same power  
at 1/20 the  
footprint

## 10 W X-band **GaN** HEMT Device



FET:  
0.4 mm  
periphery  
 $V_{ds} = 108\text{ V}$ ,  
 $I_d = 425\text{ mA/mm}$   
PAE = 46%  
 $R_{out} = 600\Omega$

High impedance enables high  
efficiency and wide bandwidth

~10x the  
power in  
same  
transistor  
size

## 50 W (pulsed) X-band **GaN** HEMT Device



0.7mm x  
4mm  
(~1/2 GaAs  
output  
stage)



50V@ 250 mA/mm  
PAE = 28%  
12mm periphery  
 $R_{out} \sim 15\Omega$

Commercial  
impact expected  
from superior  
linearity and  
efficiency

# Robust Integrated Power Electronics (RIPE)



## DESCRIPTION / OBJECTIVES / METHODS

- Develop new power semiconductors for highly efficient integrated solid state power electronic circuits in the 1-100kW range and harsh environment circuits, coupled closely to loads.
- Demonstrate high frequency switching capabilities in the 100MHz range, and subsequent substantial reduction in the size of associated magnetic devices, the key to reducing overall size of the power subsystem, and increasing its efficiency.
- Demonstrate capabilities to make integrated circuits for high temperatures (>250 degrees Celsius)

## MILITARY IMPACT / SPONSORSHIP

- Smaller, lighter, more capable power electronics will enable significant increases in overall system efficiency by enabling the power delivery system to be dynamically coupled to the other electronics, providing point-of-use power directly at the load.
- This program will establish a capability to obtain extremely efficient power integrated circuits in a semiconductor technology that also potentially provides very high temperature circuits for sensors in harsh environments.


## MAJOR PERFORMERS

- To be determined
- Source selection sensitive




# Miniaturization Enabled by Higher Efficiency and Frequency

$$P_{out} = \frac{P_{dis} \times \text{efficiency}}{1 - \text{efficiency}}$$






$$Inductor Vol \propto \frac{1}{\sqrt{freq}}$$





Increase available power to load with smaller volume

**1  $\mu\text{m}$  InP HBT DDS:**  
**Power: 20W**  
**Complexity: 4 chips @**  
**1200-2000 transistors**  
**ea**  
**Max. Sample rate: 10**  
**GHz**  
**Size: > 30 mm<sup>2</sup>**






**<0.25  $\mu\text{m}$  InP HBT**  
**DDS: Power: 5W**  
**Complexity: Up to**  
**20,000 transistors**  
**Max. Sample rate:**  
**30 GHz**  
**Size: 4.5 mm<sup>2</sup>**



**Schematic TFAST Scalable InP HBT**

**3x higher circuit speed**  
**10x higher integration**  
**10x lower power**

# **InP Double Heterojunction Bipolar Transistor with Record $f_\tau$ and $f_{\max}$**



## **Critical Epi and Process Details**

### **0.6 x 4.25 $\mu\text{m}$ emitter**

10  $\Omega\text{-}\mu\text{m}^2$  contact resistivity

### **3 nm InGaAs base:**

$8 \times 10^{19}/\text{cm}^3 \rightarrow 5 \times 10^{19}/\text{cm}^3$

564  $\Omega/\text{square}$

0.3  $\mu\text{m}$  wide base contacts

25  $\Omega\text{-}\mu\text{m}^2$  contact resistivity


### **15 nm InP collector**

20 nm InGaAs setback layer



24 nm InGaAlAs superlattice

grade


$A_{jbe} = 0.6 \times 4.25 \text{ } \mu\text{m}^2$  collector undercut  
 $I_{b \text{ step}} = 85 \text{ } \mu\text{A}$




## 150 GHz maximum operating speed static operation confirmed at 10 GHz




*All test results have been confirmed by*  
 **Mayo Foundation** 








## 6.1 Å III-V Materials




## Electron Mobility



The main focus of the ABCS program is to demonstrate integrated circuits with ultrafast speed and low consumed power

# ABCS LNA Circuit Development



$F_{\text{clock}} = 21.2 \text{ GHz}$

$F_{\text{output}} = 5.3 \text{ GHz}$

**High InAs / AlSb MMIC  
Integration**

Demonstrated a divide by 4 circuit with ~ 100 HBTs operating at  $f_{\text{clock}} = 21.2 \text{ GHz}$


## ABCS

**Ka-Band LNA**  
**0.35V, 12mA**  
**Fets**

**Gain = 28dB**


**NF < 2.2 dB**

**Power = 4.2mW**



## GaAs


**Ka-Band LNA**  
**4V, 40mA Fets**  
**Gain = 20 - 27dB**  
**Power = 16 mW**



**Part currently used in PAC-3**  
**World's First InAs / AlSb MMICs**

**3-Stage Ka-Band LNA Using only 4.2 mW DC Power**  
**~40 X Less Power than GaAs with Equivalent Performance**

# Intelligent RF Front Ends




**Enabling Adaptive Multifunctional RF Sensors  
for Rapid Changing Environments**

Approved for Public Release, Unlimited Distribution










## MMIC Amplifier

- Optimized for a given function
- Rely on consistent fabrication processes and device models
- Bandwidth-performance trade-off




## IRFFE Amplifier

- Adaptable/Tunable
- Continue self assessment and self optimization
- Tolerant of device and fabrication process variations




**Semiconductor Industry  
2D Scaling**



**3D Integrated  
Microsystem**

# 3D Integration of SOI Circuit Layers

Sub-micron interlayer connections (tungsten plug)




**Tier 3**

Oxide bond


**Tier 2**

Oxide bond

**Tier 1**




## CMOS 2001 Ladar Chip



**One tier of bulk CMOS 100-  
μm pixel**



**~1-ns timing**

## VISA Ladar Chip



**Multiple tiers of FDSOI CMOS  
30-μm pixel ~100-ps timing**





**TEAM :**  
1 square inch  
Mixed Signal  
System-on-Chip

10's GHz, 10's W

## Goal:

Demonstrate silicon (SiGe) devices with  $f_t > 200\text{GHz}$  in low power circuits operating at up to 60GHz that deliver III-V device performance @ integration levels of 10K analog/RF devices & with submicron CMOS capable of  $> 10\text{M}$  transistors/chip to provide advanced, single chip RF systems


## Challenges:

- High  $f_t$ , high gain silicon devices with low output conductance, low noise figure ( $< 2\text{dB}$  @ 20GHz), high linearity and low power dissipation
- Techniques to achieve isolation between RF and digital blocks ( $\sim 100\text{dB}$ ) and on-chip Qs of  $> 20$
- Device integration levels for complex, single chip RF systems


*Integrated chip-scale radar & radio transceivers with high performance, real time signal processing*



## Extending Si-based Transistors to >200 GHz Operation




### Cross-section of SiGe SHBT







### 350 GHz IBM 0.12 $\mu m$ SiGe SHBT



## MEMS Provides Size Reduction





# Nano-Mechanical Array Signal Processor (NMASP)



**Filters**



## Verified Design Models





## Materials and Resonator



- Impedance-mismatched stem for reduced anchor dissipation
- Operated in the 2<sup>nd</sup> radial-contour mode
- $Q \sim 11,555$  in vacuum;  $Q \sim 10,100$  seen even in air
- Below: 20  $\mu\text{m}$  diameter disk


## ***Design/Performance:***

$R=10\mu\text{m}$ ,  $t=2.2\mu\text{m}$ ,  $d=800\text{\AA}$ ,  $V_p=7$   
 $f_o=1.51\text{ GHz}$  (2<sup>nd</sup> mode),  $Q=11,555$





## Ultra-miniaturized, low-power, atomic time and frequency reference units



**>200X reduction in size**


**>300X reduction in power**

**( $\pm 1 \times 10^{-11}$  accuracy  
 $\Rightarrow < 1 \mu\text{s/day}$ )**

**Example of Use: Radio System (SINGARS)**





**Clock accuracy of  $1 \times 10^{-11} \Rightarrow 16\text{-hour resynch interval or radio silence}$**




**Atomic Absorption Cell**


# First Chip-Scale Atomic Physics Package




Photodiode





Cell



Optics




Laser



**Total Volume: 9.5 mm<sup>3</sup> Stability: 2.4 x 10<sup>-10</sup> @ 1s**


**Cell Interior Vol: 0.6 mm<sup>3</sup> Power Cons: 75**

# Electronic/Photonic Integrated Circuits (EPIC)



## Silicon Nanophotonics

- Small index contrast makes current devices very large
- Large index contrast in Si/SiO<sub>2</sub> + 90 nm fab capabilities (e.g. smooth walls) nanophotonics
- Fine Feature Size
  - Essential for very high speed



## Silicon Nanophotonics

+

**CMOS Electronics**

**Monolithically Integrated**

**VLSI Photonics and**


**Electronics**

**on a single Silicon Chip**

**In a standard**


**CMOS-SOI Foundry**

Demonstrate a complete suite of nanoscale photonic and optoelectronic devices integrated with electronics to enable a “system on a chip”







Scalable and affordable access  
to leading edge components





Microsystems for spectral  
exploitation and sensor  
dominance



## DoD Access to Winning Microsystem Technology



Pushing the limits of  
scaling and integration



Systems that interact  
with the environment

